

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO.

10/774,180 02/06/2004 Sanjay K. Sancheti CYPR-CD02216 7198

7590 12/15/2005

WAGNER, MURABITO & HAO LLP Two North Market Street, Third Floor San Jose, CA 95113 EXAMINER
LE, DINH THANH

ART UNIT PAPER NUMBER

2816

DATE MAILED: 12/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Ch.	Applicant(s)
	Office Action Commercia	10/774,180		SANCHETI, SANJAY K.
	Office Action Summary	Examiner	-	Art Unit
		DINH T. LE		2816
Period fo	- The MAILING DATE of this communication apport Reply	pears on the cover sh	eet with the d	correspondence address
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPL' CHEVER IS LONGER, FROM THE MAILING D. SIX (6) MONTHS from the mailing date of this communication. Depriod for reply is specified above, the maximum statutory period or the toreply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMI 36(a). In no event, however, will apply and will expire SIX e, cause the application to be	MUNICATION may a reply be tin (6) MONTHS from come ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).
Status				
1)⊠	Responsive to communication(s) filed on 18 O	october 2005.		
2a) <u></u> ☐	This action is FINAL . 2b)⊠ This	action is non-final.		
3)[Since this application is in condition for allowar	•		
	closed in accordance with the practice under E	Ex parte Quayle, 193	5 C.D. 11, 4	53 O.G. 213.
Disposit	ion of Claims			
4)⊠	Claim(s) <u>1,2,4-18 and 20-23</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.			
5)⊠	Claim(s) 1,2 and 4-9 is/are allowed.			
	Claim(s) <u>10-18 and 20-23</u> is/are rejected.			
	Claim(s) is/are objected to.			
8)	Claim(s) are subject to restriction and/o	r election requireme	nt.	
Applicati	ion Papers			
9)[The specification is objected to by the Examine	er.		
10)	The drawing(s) filed on is/are: a) acc		•	
	Applicant may not request that any objection to the		•	• •
	Replacement drawing sheet(s) including the correct	·		, ,
11)	The oath or declaration is objected to by the Ex	caminer. Note the att	tached Office	Action or form PTO-152.
Priority ι	under 35 U.S.C. § 119			
	Acknowledgment is made of a claim for foreign ☐ All b)☐ Some * c)☐ None of:	priority under 35 U.	S.C. § 119(a)-(d) or (f).
	1. Certified copies of the priority document	s have been receive	d.	
	2. Certified copies of the priority document	s have been receive	d in Applicati	ion No
	3. Copies of the certified copies of the prior	rity documents have	been receive	ed in this National Stage
	application from the International Bureau			
* 5	See the attached detailed Office action for a list	of the certified copie	es not receive	ed.
Attachmen	it(s)			
	ce of References Cited (PTO-892)		erview Summary	
	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08)		er No(s)/Mail Daice of Informal F	ate Patent Application (PTO-152)
	er No(s)/Mail Date		er:	

Application/Control Number: 10/774,180

Art Unit: 2816

NON-FINAL REJECTION

The rejection over Kurd (US 6,043,717) is withdrawn in view of the amendments to the

claims.

New prior art reference necessitated a new ground rejection is below:

Claim Objection

Claim 4 is objected to because it is dependent from canceled claim 3. Correction is

required.

Claim 10 is objected to because it does not clearly recite the steps of the method claim,

i.e., the recitation "a phase generator . . . delay blocks" on lines 3-4 is not the step. Correction is

required.

Claim Rejections

Claim Rejections - 35 USC § 112

Claims 4, 7-18 and 20-23 are remain rejected under 35 U.S.C. 112, second paragraph, as being

indefinite for failing to particularly point out and distinctly claim the subject matter which

applicant regards as the invention. Correction or clarification is required.

In claim 4, the recitation "the phase generator is operable for generating a plurality of

phase of second input signal" is confusing because it is inconsistent with what is recited in claim

1. For example, claim 1 recites on line 9 that the phase generator generates "first output signal"

not input signal.

Page 2

Page 3

In claim 7, the recitation "a first control signal" on line 1 is confusing because it is unclear if this is additional "signal" or further recitation of the previously claimed "signal" on line 9 of claim 1.

In claims 8 and 22, the recitation "the delay time" on line 2 lacks clear antecedent basis.

In claim 10, it is not understood how the delay blocks can be "configured" on line 5 to operate in DLL mode the signal on line 8 can cause the phase generator to operate in phase locked loop mode since the phase generator is not the PLL circuit or DLL circuit, and how the phase generate can be "operated" as a VCO.

In claim 12, the recitation "phase detector" on line 3 is confusing because it is unclear if this is additional "phase detector" or further recitation of the previously claimed "phase detector" on line 8 of claim 10.

In claim 15, it is unclear what is meant by "a configurable phase detector generator configurable" on line 3, how the control signal on line 6 can change the first mode to a second mode. The description is incomplete because the claimed loop circuit does not have an input /output. Thus, the claimed loop circuit may not perform the recited function. Also, the recitation "second control signal" on line 6 is confusing because the circuit does not have "a first control signal". The same is true for recitation "second feedback line" and "third control signal" on line 3 of claim 20.

In claim 16, it is unclear where the "feedback line" comes from.

In claim 18, it is unclear how each of said delay elements can comprise an input of a respective multiplexer and where the multiplexer comes from.

Application/Control Number: 10/774,180

Art Unit: 2816

The remaining claims are dependent from the above claims and therefore also considered indefinite.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Page 4

Claims 10, 12-17 and 20-23 are rejected under 35 USC 102 (b) as being anticipated by Zarate et al (US 6,937,077).

Zarate et al discloses in Figure 2 a circuit comprising:

- a phase generator (206) for generating an output signal (224) from an input signal (226); and
- a phase detector (204) for generating a phase detector (228) to cause the phase generator (206) to operate as a delay locked loop circuit or a phase locked loop circuit.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 11 and 18 are rejected under 35 USC 103 (a) as being unpatentable over Zarate et al (US 5,937,077) in view of Paakinson (D404227314A).

Zarate et al discloses a circuit with all of the limitations of the base claims as stated above but does not disclose that each delay block is associated with a multiplexer.

Paakinson teaches in Figure 4 a selectable delay line comprising a cascaded delay elements each having a multiplexer (20) coupled to a respective delay (RD) for providing widely selectable delay times through the adjustment of input resistors (rd), see the Abstract.

It would have been obvious to a person having skill in the art at the time the invention was made to employ the delay line taught by Paakinson in the modified circuit of Zarate for the purpose of widely selecting delay times through the adjustment of the input resistors.

Response to Applicant's Arguments

The applicant's arguments over Kurd (US 6,043,717) is persuasive without traverse.

Allowable Subject Matter

Claims 1-2 and 4-9 are allowed because the prior art does not suggest the phase-frequency detector as combined in claim1.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DINH T. LE whose telephone number is (571) 272-1745. The examiner can normally be reached on Monday-Friday (8AM-7PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, TIMOTHY CALLAHAN can be reached at (571) 272-1740.

Application/Control Number: 10/774,180 Page 6

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

11 December 2005

Primary Examiner